

## 24V 4A Sourcing Current and Sinking Current Single-channel Driver

#### 1. Features

- •5-pin SOT-23 package;
- •4A peak sourcing current and sinking current
- Wide-range VDD power supply as high as 24V
- VDD under-voltage protection, 4.5V to 20V recommended working voltage
- Dual-input design with both configuration of positive input and that of inverted input. The not used input pin can be used for enabling or disenabling control.
- •Negative voltage input as low as -5V
- Compatible to TTL and CMOS input level
- •Low propagation delay (with the typical value lower than 20ns)
- •Output low level during input floating
- •Working temperature ranges of -40°C to 125°C

## 2. Applications

- •Switching power supply
- Motor control
- AC/DC and DC/DC converter
- •Server and rectifier for communication equipment
- •EV/HEV inverter and DC/DC convertor
- •PV voltage rise and inverter
- •UPS
- Applied to emerging broad-band gap power element driver

### 3.Description

The SL27517 is a single-channel 4A high-speed low-side gate driver that efficiently and safely drives MOSFETs, IGBTs, and emerging wide-bandgap power devices. With characteristics of low propagation delay and compact SOT-23, it can achieve the MOSFET switching frequency of hundreds of kHz. The chip is applicable to synchronous rectification driving of servers and communication power supply. In this condition, the dead time of the synchronous tube MOSFET leads to direct influence on efficiency of the converter.


The 4.5V to 20V wide ranges VDD supply voltage can drive MOSFET or GaN power devices effectively. The integrated UVLO protective function can ensure the output low level in abnormal conditions.

The -5V to 24V independent input pin voltage ranges can ensure stable working in condition of over-shoot caused by stray inductance. The voltage threshold value of the input pin is compatible to the TTL level input.


#### Information of the device

Information of	Package	Package
the device		
SL27517	SOT-23-5	Tape and Reel

#### Typical application drawing



Positive-going input



Inverted input




## **Contents**

1	Characteristics	. 1
2	Applications	. 1
3	Description	. 1
4	Configuration and functions of pins	. 2
5	Technical indexes	. 3
6	Typical Characteristics	. 5
7	Detailed description.	. 6
8	Application and realization	. 7
9	PCB arrangement	. 8
10	Package information	Ç

# 4. Configuration and functions of pins

## Top view of SOT-23-5



## **Functions of pins**

pin	Name	I/O	Description
1	VDD	P	Supply voltage
2	GND	G	Ground
3	IN+	I	Positive-going input
4	IN-	I	Inverted input
5	OUT	О	Output

## **Truth-value table**

The voltage of VDD is higher than the threshold voltage of UVLO

IN+	IN-	OUT		
Low or suspended	Any level	Low		
Any level	High or suspended	Low		
Height	Low	Height		



### 5. Technical indexes

### 5.1 Absolute Max. rated value

Within the ranges of indoor temperature (unless otherwise specified) (1)

		MIN	MAX	Unit
$V_{DD}$	Supply voltage (relative to ground)	-0.3	24	V
OUT	grid driving output voltage	-0.3	V <sub>DD</sub> +0.3	V
IN+, IN-	signal input voltage	-5.0	24	V
TJ	Junction temperature	-40	150	°C
Tstg	storage temperature	-65	150	°C

<sup>(1)</sup> If the operation exceeds the ranges listed in the "absolute maximum rated value", it may lead to permanent damages to the device. Long-term exposure to the absolute maximum rated value conditions may lead to influences on reliability of the device. Long-time working at can the absolute rated conditions may lead to influences on reliability of the chip.

#### **5.2** Anti-static level

		Value	Unit
V <sub>(ESD)</sub>	Human body model(HBM), ANSI/ESDA/JEDEC JS-001 (1)	+/-2000	V
	Charged device model (CDM), JEDEC specification JESD22-	+/-500	V
	C101 (2)		

<sup>(1)</sup> As specified in JEDEC document JEP155, the standard ESD control process is allowed for safe manufacturing for 500V HBM. As specified in JEDEC document JEP155, the standard ESD control process is allowed for safe manufacturing for 250V CDM.

### 5.3 Recommended working conditions

		MIN	MAX	Unit
$V_{ m DD}$	Supply voltage	4.5	20	V
IN+, IN-	signal input voltage	0	20	V
T <sub>A</sub>	environment temperature	-40	125	°C

#### **5.4** Thermal resistance information

	Value	Unit
$R\theta JA$ junction temperature – environment thermal resistance	165	°C/W
RθJB junction temperature – PCB thermal resistance	55	°C/W

www.slkormicro.com



## **5.5** Electrical specifications

Unless otherwise specified,  $V_{DD} = 12 \text{ V}$ ,  $TA = -40 ^{\circ}\text{C}$  to  $125 ^{\circ}\text{C}$ 

In the environment of 25°C, in the designated pin, the positive-going current is input, and the inversed

current is output.

Parameters Parameters	Testing	MIN	Typical	MAX	Unit	
	conditions					
Bias current						
I <sub>DDoff</sub> Starting current	$V_{DD}=3V$ , $IN=0V$		67		μΑ	
I <sub>DDq</sub> Quiescent current	IN=0V		150		μΑ	
Undervoltage protection						
Von under voltage threshold value	Rise threshold value		3.8	4.2	V	
Voff	Drop threshold value	3.2	3.5		V	
input (IN+, IN-)				"		
V <sub>INH</sub> input rise threshold value			2.0	2.4	V	
V <sub>INL</sub> input drop threshold value		0.8	1.2		V	
V <sub>INHYS</sub> input hysteresis			0.8		V	
V <sub>INHYS</sub> Negative voltage input		-5			V	
Output		1				
Io Sourcing and sinking current	Cload=0.22uF,		4.0		Α	
peak	With external current limiting resistor,		4.0		A	
•	1kHz switching frequency					
V <sub>он</sub> output high level	IOUTH = -10mA		VDD-0.056	VDD-0.12	V	
V <sub>OL</sub> output low voltage	IOUTL = 10mA		0.0	054 0.012	V	
R <sub>OH</sub> output quiescent pull-up			5.6	12	Ω	
resistance						
R <sub>OL</sub> output pull-down resistance			0.54	1.2	Ω	
Time series	I	1		1		
TD <sub>ff</sub> rise delay	Cload = 1.8nF		16	30		
TD <sub>rr</sub> drop delay			16	30	ns	
T <sub>f</sub> rise time	Cload = 1.8nF		6			
Tr drop time			6		ns	



# 6. Typical Characteristics




Figure 1. Quiescent current IDDq vs temperature

Figure 2. Working current IDD vs VDD




Figure 3. Propagation delay vs temperature

Figure 4. Propagation delay vs VDD




Figure 5. Rise time and drop time vs temperature

Figure 6. Rise time and drop time vs VDD




### 7. Detailed description

The SL27517 driver provides single-channel high-speed low-side gate drive.

#### 7.1 Signal Input

IN+ is the positive logic gird driving input, and IN- is the reverse logic grid driving input. The two pins are the weak pull-down input and the week pull-up input, respectively, If the input is kept floating, the output will be pulled to the ground. The input is the TTL and CMOS compatible logic level, with the maximum input tolerance of 20V.

#### Functional block diagram



#### **7.2 OUT**

OUT consists of a pair of composite pull-up P-type plus N-type MOSFETs and a pull-down N-type MOSFET. The output of the SL27517 can provide 4A peak source and sink current pulses. The output voltage swings rail-to-rail between VDD and GND. The body diode of the MOSFET also provides a voltage clamping path to limit the output voltage above or below this range. In many cases, external Schottky diode clamping is not necessary.


#### 7.3 VDD and undervoltage protection

The maximum rated input voltage of the SL27517 is 24V. The SL27517 can meet the gate drive requirements of Si MOSFETs, IGBTs, and SiC MOSFETs. The driver has an under-voltage protection function inside. When VDD is below the under-voltage protection threshold, the driver will ignore the input signal and drive the output low.


www.slkormicro.com




# 8. Application and realization



Positive-going input



# 9. PCB arrangement




SL27517Arrangement example

www.slkormicro.com



# 10. Package information

SOT-23-5 package dimension



Symbol _	Dime	nsion (mm)	Dimer	sion (inch)
Symbol	Min	Max	Min	Max
A	0.900	1.450	0.035	0.057
A1	0.000	0.150	0.000	0.006
A2	1.1	00	0.04	43
b	0.300	0.500	0.012	0.020
c	0.080	0.220	0.003	0.009
D	2.750	3.050	0.108	0.120
E1	1.450	1.750	0.057	0.069
Е	2.600	3.000	0.102	0.118
e	0.9	50	0.0	37
e1	1.9	1.900 0.075		75
L	0.300	0.600	0.012	0.024
L1	0.600 0.024		24	
θ	0.000	8.000	0.000	0.315