


1. Function Description

SL42744D is a 3-pin TO package one-chip integrated voltage regulator, with the suggested maximum driving current of 400mA and chip package of TO252-3. The chip is applied to driving of micro-processor systems or automobile applications of several conditions; in addition, it has functions such as overloading protection, short circuit protection and over-temperature protection.

If the input voltage V_1 is within the ranges of $(V_Q + V_{dr}) < V_1 < 42V$, it is regulated to V_Q , and the voltage difference V_{dr} changes between 0.3V and 0.5V according to the size of the driving current.

2. Characteristics

- Rated output voltage 5V
- Typical output current 400mA
- Low voltage difference, with the typical value of 0.3V
- Short circuit protection
- Over-temperature protection
- Input voltage as high as 42V
- Working temperature ranges $T_{op} = -40 \sim 125^{\circ}C$
- RoHS



3. Module block diagram and pin configuration




Figure 3-1 SL42744D Fixed output voltage module block diagram




Figure 3-2 Pin configuration (top view)

Table 3.1- Pin definition and functions

No. of pin	Symbol	Function
1	I	Input
2	GND	Ground: Connect to the cooling fin in the device
3	Q	Output Connect a capacitor of $C_Q \geq 10\mu\text{F}$ and $\text{ESR} \leq 10\Omega$ at 10KHz to the ground.

4. Maximum rated value

Table 4.1 Absolute Maximum Ratings

Top=-40°C to 150°C. All the voltage values are relative to ground unless otherwise specified.

Parameters	Symbols	Limiting value		Units	Remark
		Min	Max		
Input and output voltage difference	VI-VQ	-0.3	37	V	
Input Voltage	VI	-0.3	42	V	
Output voltage	VQ		12	V	
ESD withstanding voltage					
HBM	Voltage	-2	2	KV	1)
CDM	Voltage	-500	500	V	2)
Temperature	Tj	-40	150	°C	Junction temperature
	Tstg	-40	150	°C	Storage temperature
Thermal resistance	RthJA	37	90	K/W	Without PCB

- 1) The ESD withstanding voltage human body model is designed according to JESD22-A114.
- 2) The ESD withstanding voltage charging/discharging equipment model is designed according to JESD22-C101.

Remarks: The limiting voltage listed above may lead to permanent injury to the chip, and long-term exposure in the maximum rated value may lead to influences on reliability of the device


5. Appliance property


Table 5.1 Electrical characteristics
 $V_I = 13.5V$, $I_Q = 10mA$; $-40^{\circ}C \leq T_j \leq 150^{\circ}C$, unless otherwise specified.

Parameters	Symbols	Limiting value			Unit	Testing conditions
		Min value	Typical value	Max value		
Output voltage	VQ	4.9	5.00	5.1	V	$10 \leq I_Q \leq 400mA$; $6.4V \leq V_I \leq 16V$
			5.0		V	$10 \leq I_Q \leq 400mA$; $16V \leq V_I \leq 40V$
Linear adjustment rate	ΔVQ		5	15	mV	$6.4V \leq V_I \leq 40V$
Load adjustment rate	ΔVQ		9	45	mV	$10mA \leq I_Q \leq 400mA$ ¹⁾ $V_{IN} V_I = V_{Qnom} + V_{dr}$
Voltage difference	Vdr		0.3	0.5	V	$I_Q = 300mA$ ²⁾
Quiescent current	Iq		90	120	uA	$I_Q = 10mA$
Output current limiting	$I_{Q,max}$	400		1100	mA	$V_I - V_Q < 18V$; $V_Q = V_{nom} - 100mV$
RMS output noise			30		ppm	VQ ppm $T_j = 25^{\circ}C$ $10Hz \leq f \leq 10KHz$
Power supply rejection ratio	PSRR		65		dB	$F_r = 120HZ$ $V_r = 0.5V_{pp}$

1) The junction temperature keeps constant during testing.

2) Voltage difference = $V_I - V_Q$ (it is tested when 100mV drop when compared with the rated voltage at $V_I = 13.5V$).





6. Applications Information




Figure 6-1 Typical application circuit

6.1 Input capacitor

It is suggested to set a ceramic capacitor of 100nF~470nF at the input end, to effectively eliminate the high-frequency interference in the circuit; at the same time, it is suggested to set an electrolytic capacitor of 10~470uF at the input end as the input buffer, so as to smoothen input high energy pulse.

Try to make the input capacitor get close to the pin of the chip.

6.2 Output capacitor

The stability of the output capacitor is essential to the linear voltage regulator, and the electrolytic capacitor or the polyester capacitor larger than 10uF can be adopted according to different application conditions.

Try to make the output capacitor get close to the pin of the chip.

7. Package dimension




Figure 7-1 Package TO252-3